


## Figure 1B



Figur 2






Figure 3








Figure 5




Figure 6A




Figure 6B

### formatMultiLoadSton HStore: u16≡0

+lLoad: u16 = 1 H: v16 нь: и16 +rlist: u16

### formst/ALU +apAND:u16=0

+00EOR: u16 = 1 +orl.St.: u16=2 +odLSR:u18=3 +0pASR:u16 = 4 +onADC:u16 = 5 +0c6BC:u16=6 +apROR: u16 = 7 +00TST:u16 = 8 +00NEG: u16 = 9 +onCMP:u16=.10 +onCMN: u16 = 11 +0pORR: u16 = 12 +orMUL:u16 = 13 +onBIC: u16= 14 +orM/N:u16 = 15 +op: u16 +rs : u16

+rd: u16

#### format AddSP +sPositive: u16 = 0 +sNegative : u18 = 1 +a:u16 +imm: 816

#### formatLoadStoreSk heSTPH:u16=0 hsLDRH: u16=2 +hsi.DSB: u16=1 +hsl.DSH: u16=3 +hs: u16 +ro: u16

#### +rd: u16 formatMoveShift +coLSL: u16=0 +coLSR: v16=1 +coASR: u16 = 2 +co: u16 Himm: u16 ers : u16 +rd:u16

#### formetLoadAddres +60PC: u16= 0 +spSP:u16 = 1 +rd : u16 +imm: u16

#### formati-li +00ADD: u18=0 +coCMP:u16=1 +coMOV:u16=2 +h1 RDLow : u16 = 0 +MROH:u16=1 +112RSLow: u16 = 0 +h2RSHi:u16=1 +cp: u16 +M: u16 +**h2** : u16

### formatLoadPCRe

+imm: v16

+rs : u16

+rd : u16

#### format Add Sub iRegister : u16 = 0 +ilmmediate: u16 = 1 +coADD:u16≈0 +00SUB: u16 = 1

#i: u16 +ap: u16 нт...Imm: u16 +rs : u16 +rd:u16

#### formatMovelmm +coMOV:u16=0 +apCMP:u16=1 +coADD:u16 = 2 -coSUB: 1/16=3 +ap:u16 +rd:u16 +imm:u16

#### formatSWI +value: u16

#### formatPushPop IStore: v16 = 0 +ILoad : u16= 1 +rNoPCLR: µ16 ≈ 0

#PCLR: u16=1 +l : u16 er : u16 +rlist: u16

#### formatCondBranch +condBEO:u16=0 +candBNE: u16 = 1condBCS:u16=2 +condBCC:u16=3 +condBM : u16 = 4 condBPL:u16=5 +condBVS: u16 = 6 +condBVC:u16=7+condBHI:u16≃8 +condBLS : u16 = 9 +condBGE:u16=10 +condBLT:u16 = 11 +condBGT : u16 = 12 +condBLE: u16 = 13

cand: u16

Hoffset: u16

#### format@ranchEx HZRSLOW: U16=0 +h2RSH1: u16=1 +h1 : u16 +rs : u16

#### formatLoadStoreHWork +IStore: ut6=0 +1.001:u16=141 : u16

+imm: u16 erb:u16 +rd : u16

+rd: u16

#### formati\_oadStoreRegOf

+IStore: u16= 0 +iLoad : u16 = 1 +bWord: u16 = 0 +bBvte:u16=1 +b:u16 +ro: u16 +rb: u16

+rd∶u16

formati\_ordStoreSPRe +IS10re: u16 = 0 +lLoad: u16 = 1 +l : u16 +rd:u16 +lmm: u16

#### formatLoadStoreimmOf +bWord: u16=0 +bBvta:u16≈1 +IStore: u16 = 0 +11.cad:u16≈1 +b∵u16 H: u16 +lmm: u16 +rb: u16 +rd : u16

formett.ongBranchi.lnk +hinstruction1:u16=0 +hinstruction2:u16=1 +h: u16 +offset: s32

formatUncondBrand +offset: s16

### Figure 6C

formArmCond +EQ: u32 = 0 -NF : u32 = 1 +CS: u32 = 2 +MI: 132 = 4 +VS:u32 = 6 +H1:132 = 8 +LS:u32 = 9 +GE:u32 = 10 +LT: u32 = 11 +GT : u32 = 12 +LE : u32 = 13 +hits:u32

#### formArmShlft +raAmount: u32 = 0 -maReo:μ32 = 1 H.SL:μ32 ≈ 0 H SR : u32 = 1 +ROR: u32 = 3 +type: u32 emount\_or\_rs

#### formArmUndefined +cond : formArmCond Howpart: u32 +hipart: u32

formArmPSRTrans
+iRea : u32 = 0
+ilmm: 132 = 1
+pCPSR:u32=0
±pSPSR:u32=1
+MRS: 102 = 0x0E
+MSR : v32 = 0x29 +MSRflag : v32 = 0x28
+rd_or_m_or_imm
+PSRtype : u32
+0:u32
+1: LG2
+cond: formArmCond

formArmDataProc	
+iReq: u32 = 0	
+ilmm: u32 = 1	
+AND: L32 = 0	
+EOR: 132 = 1	
+SUB:132 = 2	
+RSB: 132 = 3	
+ADD: µ32 = 4	
+ADC: 132 = 5	
+SBC: u32 = 6	
+RSC:182 = 7	
+TST: u32 = 8 +TEQ: u32 = 9	
+OMP: 132 = 10	
+CMN: 132 = 11	
+ORR: u32 = 12	
+MOV : u32 = 13	
+BIC:u32 = 14	
+MVN: LG2 = 15	
+sSetCond:u32 = 1	
+sNSetCond:u32 = 0	
+rm_with_shift_or_imm	
+rd:u32	
+m:u32	
+s:u32	
+apcode:u32	
+i:u32	
+cond: tormArmCand	

omAmPSRTrans	formArm
mm: 162 = 1 CPSR: 162 = 0 SPSR: 162 = 1 FS: 162 = 060E SR: 162 = 0629 SRMan: 162 = 0628 Lor_m_or_imm	+bWord: +rm: u32 +rd: u32 +rn: u32
SRtype: u32 : u32	

#### formArmMul +8Mul:u32 # 0 +8Mul Add : u32 = 1 +sSetCond: u32 = 1 +sNSetCond: u32 = 0 +rm: u32 +rs : u32 +rn : u32 +rd:u32 +6: u32 +cond:formArmCond

formAmMulLong
+uUnsigned : u32 = 0
+uSigned: u32 = 1
+eMul:u32=0
+eMuiAdd:u32 = 1
+sSetCond: \(\mathbb{G}2 = 1\)
+sNSetCond : u32 = 4
+rm : u32
+rs : u32
+rdio: u32
+rdhi : u32
+s: u32
+a : u32
+u:u32
l+cond : formArmCon

formArmSDataSwa
+bBvte: u32 = 1
+bWord: u32 = 0
+rm:u32
+rd:u32
+rn:u32
+b: u32
+cond:formArmCon

### formArmHDataTransReg +hHalf: u32 = 1 +hByta:u32 = 0 +sSignod:u32 = 1 +sUnsigned: u32 = 0 +IStore: u32 = 0 +il.oad: u32 = 1 +wNWrita: u32 = 0

+uDown : u32 = 0 +uUp: u32 = 1 +nPra: u32 = 1 +m: u32 +h: u32 +rd : u32 +1: 1/32 +u:u32 +p:u32

+wWrite : u32 = 1

#### formArmHDataTransimm +hHalf: 132 = 1 +h6vta:u32 = 0 +sSigned : u32 = 1 +sUnsigned : u32 = 0 +1Store : u32 = 0 +wNWrite: u32 = 0 +wWrite: \u32 = 1 +uDown: 182 = 0 +uUp:u32 = 1 +pPost: u32 = 0 +nPre: 132 = 1

+cond : formArmCond

+imm: u32 +s:u32 +rd:u32 +m : u32 +l : u32 +w:u32 +u: u32 +p: u32 +cond : formArmCond

### formArmSDataTrans +IStore : u32 = 0

+ILoad: u32 = 1 +wNWrite: u32 = 0 -wWrita: u32 = 1 +hWord: LG2 = 0 +bByte:u32=1 +uDown : u32 = 0 +uUp: u32 ≈ 1 + nPost : u32 = 0+pPre: u32 = 1 +ilmm: u32 +iReg : u32 +rm\_with\_shift\_or\_imr +rd: u32

+m: u32 +1: u32 +w: u32 +b:u32 +u:u32 +p:u32 +i:u32 mAmCand +cond : fo

formAmmBDataTrans +iStore: u32 = 0 +1Load: u32 = 1 +wNWrite: u32 = 0 +wWrite: u32 = 1 +e NLoad : u32 = 0 -sLoad: ⊔32 = 1 +uDown: u32 = 0 udbo:u32 = 1 +oPost: u32 = 0 +oPra: u32 = 1 regilst : u32 +rn : u32 H: 132 w: u32 46:132 +p : LG2 +cond : formArmCond

#### formArmBranchEx +cand : formArmCond

+rn : u32

formArmBranch +lBranch : LG2 ≈ D +ltink: u32 = 1 +offset: u32 +l : u32 +cond:formArmCond

#### formArmSWI +cand:formArmCond +ignored:u32

formAmcDataTrans

+wNWrite: u32 = 0 +wWrits : µ32 ≈ 1 +nSingle : u32 = 0 +nAll : u32 = 1 +uDown : u32 = 0 +uUp: u32 = 1 +oPost: u32 = 0 +cm : u32 +crd : u32 +rn : u32 H: u32 +w: u32 +n: u32 +u: u32 +p:u32


+cond : formArmCond

#### tormArmCRegTrans IStora : 132 = 0 cp:u32 con : u32 rd: u32

### +11.0ad: u32 = 1+cm; u32 нст : u32 +cpopc: u32 +cond : formArmCond

#### formArmCDataOp +cm: u32 ю: u32 +cpn:u32 +crd:u32 +cm: u32 +срорс : ц32 cond:formArmCond

## Figure 6D



Figur 6E




Figure 6F




Figure 7A




Figure 7B